## **EAST SEARCH**

8/23/05

	HITS	Search String	Databases
S1 4	4602	(((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S2	25	S1 and (simulat\$3 with thread\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
83	39	S1 and (execut\$3 with thread\$1)	DERWENT;
S4	32	logical unit with simulat\$3	USPAT, EPO; JPO;
SS	4	S1 and (thread\$1 with manager\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
Se	17	S1 and (resource\$1 with manager\$1)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S7	14	S1 and ((sequential\$2 or concurrent\$2) with thread\$1)	USPAT; EPO; JPO; DERWENT;
88	82 ·	S1 and (allocat\$3 with resource\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
6S	9	S1 and (allocat\$3 with rule\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S10	15	S1 and (resource\$1 with hierarch\$4)	USPAT; EPO; JPO; DERWENT; I
S11	34	S1 and (monitor\$3 with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S12	က	S1 and (request\$1 with deadlock\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S13	-	S1 and (monitor\$3 with (read or write) with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	136	S1 and (monitor\$3 with (read or write))	USPAT; EPO; JPO; DERWENT;
	104	S1 and ((read or write) with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	47	S14 and S15	USPAT; EPO; JPO; DERWENT;
	-	S1 and (competition with (read or write))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	0	S1 and (compet\$3 with (read or write))	USPAT; EPO; JPO; DERWENT;
	56	S1 and (resource\$3 with request\$1)	USPAT; EPO; JPO;
	82	S1 and (number with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	25	S1 and (block\$3 with request\$1)	USPAT; EPO; JPO; DERWENT;
	301	S1 and (time with (occupancy or use or utilization))	USPAT; EPO; JPO;
	220	S1 and (time with resource)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S24	41	S22 and S23	USPAT; EPO; JPO; DERWENT;
	က	S1 and (thread\$1 with "execution time")	USPAT; EPO; JPO; DERWENT;
	2	S1 and (limit\$1 with "execution time")	USPAT; EPO; JPO; DERWENT;
	324	S1 and (compar\$4 with result\$1 with simulat\$3)	USPAT; EPO; JPO; DERWENT;
	215	S1 and (compar\$4 with result\$1 with output\$3)	USPAT; EPO; JPO; DERWENT;
	102	S27 and S28	USPAT; EPO; JPO; DERWENT;
S30	27	S1 and (thread\$1 with control\$3)	USPAT; EPO; JPO; DERWENT;
	234	S4 or (S2 or S3 or S5 or S6 or S7 or S9 or S10 or S11 or S12 or S16 or S17 or S19 or S21 or	US-PGPUB; USPAT; EPO; JPO; DERWENT;
	249	S8 or S20 or S29	USPAT; EPO; JPO; DERWENT;
	20	S31 and S32	USPAT; EPO; JPO; DERWENT;
	234	S31 or S33	USPAT; EPO; JPO; DERWENT; IBM_
•	4602	(((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3	USPAT; EPO; JPO; DERWENT; IBM_
236	22	S35 and (simulat\$3 with thread\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	USPAT, EPO, JPO, DERWENT, IBM	USPAT; EPO, JPO, DERWENT; IBM	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB S49 or S50 or S51 (US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	USPAT, EPO, JPO, DERWENT, USPAT, U
S35 and (execut\$3 with thread\$1) logical unit with simulat\$3 \$35 and (thread\$1 with manager\$1) \$35 and (allocat\$3 with resource\$1) \$35 and (allocat\$3 with rule\$1) \$35 and (resource\$1 with hierarch\$4) \$35 and (monitor\$3 with request\$1) \$35 and (request\$1 with deadlock\$1) \$35 and (request\$3 with (read or write))	S35 and ((read or write) with request\$1) S47 and S48 S35 and (competition with (read or write)) S35 and (resource\$3 with request\$1) S35 and (number with request\$1)	S35 and (time with (occupancy or use or utilization)) S35 and (time with resource) S35 and (time with resource) S35 and (compar\$4 with result\$1 with simulat\$3) S35 and (compar\$4 with result\$1 with output\$3) S59 and S60	S35 and (thread\$1 with control\$3) S38 or (S36 or S37 or S39 or S40 or S41 or S43 or S44 or S45 or S46 or S S42 or S52 or S61 S63 and S64 S35 and ((sequential\$2 or concurrent\$2) with thread\$1) S35 and ((sequential\$2 or serial\$2) with thread\$1) S63 or S65 S35 and (resource\$1 with manager\$1) S35 and (resource\$1 with manager\$1)	\$68 and (lararch\$6) \$35 and (lararch\$6)\$ \$35 and ((arbitrat\$3 or arbiter\$1) with hierarch\$4)\$ \$35 and ((arbitrat\$3 or arbiter\$1) with (plurality or multiple))\$ \$66 and bottleneck\$1\$ \$66 and (blocking with (resource\$1 or device\$1 or request\$1))\$ \$35 and (thread\$1 with "execution time")\$ \$35 and (limit\$1 with "execution time")\$ \$35 and (limit\$1 with near2 circuit\$1) or "logical unit") with simulat\$3 \$74 and (execut\$3 with thread\$1)\$ \$74 and (thread\$1 with manager\$1)\$ \$74 and (thread\$1 with manager\$1)\$ \$75 and (resource\$1 with manager\$1)\$ \$77 and (resource\$1 with manager\$1)\$
39 4 4 82 6 6 15 3 3 136	104 47 1 26 82 53	301 220 41 324 102	234 234 249 70 10 10 17	24 36 36 5032 5032 47 47
S337 S339 S42 S44 S44 S45 S45 S47	\$48 \$49 \$50 \$51 \$52	S S S S S S S S S S S S S S S S S S S	S62 S64 S64 S65 S67 S66 S68 S68	\$69 \$70 \$71 \$72 \$73 \$57 \$58 \$74 \$75 \$75 \$76 \$77

**EAST SEARCH** 

8/23/05

Results of search set S115

Document Kind Codes Title

US 20050172107 A1 Replay instruction morphing

US 20050165597 A1 Apparatus and method for performing hardware and software co-verification testing US 20050151562 A1 Apparatus and method for bus signal termination compensation during detected quiet cycle US 20050120012 A1 Adaptive hierarchy usage monitoring HVAC control system

Current OR 20050804 712/226 20050728 703/27 20050714 326/30 20050602 707/3 Issue Date

Abstract

20050108667 20050108039 200500102125 20050087551 20050081113 20050081113 20050081113 20050081113 20050081113 20050081113 20050081113 20050081113 20050081113 20050081113 20050081113 20050081113 2006008566 20060021986 2004025010 20040250150 20040250150 20040216076 20040216076 2004021641 20040216413394 2004011989818	METHOD FOR DESIGNING AN INTEGRATED CIRCUIT HAVING MULTIPLE VOLTAGE DON Semiconductor intellectual property technology transfer method and system Inter-chip communication system  Multi-threaded virtual state mechanism System and method for generating a test case Method and apparatus for mapping glatform-based design to multiple foundry processes Simulation apparatus for mapping platform-based design to multiple foundry processes Method and apparatus for mapping platform-based design to multiple foundry processes Method and apparatus for mapping platform-based design to multiple foundry processes Method and apparatus for mapping platform-based design to multiple foundry processes Method and apparatus for mapping platform-based design to multiple foundry processes Method and apparatus for mapping platform-based design to multiple foundry processes Method and apparatus for mapping platform-based design with reduced decryption latency Apparatus and method for memory encryption with reduced decryption latency Apparatus and method for memory encryption with reduced decryption latency Apparatus and method for memory coress control for bus masters Systems, processes and integrated circuits for rate and/or diversity adaptation for packet come Devices, systems and methods for mode driven stops notice Apparatus and method of memory access control for bus masters Simulation of a PCI device's memory-mapped I/O registers METHOD, SYSTEM AND PROGRAM PRODUCT FOR UTILLINING A CONFIGURATION DAT/ Applying constraints to block diagram models Method and apparatus for automated synthesis of multi-channel circuits Emulation devices, systems and methods utilizing state machines Method for CPU simulation using virtual machine extensions Use of time step information in a design verification system	
US 20040158788 A1 US 20040128563 A1 US 20040128416 A1 US 20040117756 A1 US 20040117671 A1 US 20040117670 A1 US 20040083475 A1 US 20040084814 A1 US 20040024578 A1 US 20040024578 A1 US 20040024578 A1 US 20040024578 A1 US 20040024578 A1 US 20040024578 A1	Method for functional verification of an integrated circuit model in order to create a verification p. Mechanism for processor power state aware distribution of lowest priority interrupt. Apparatus and method for address bus power control. Apparatus and method for bus signal termination compensation during detected quiet cycle. Methods and apparatuses for designing integrated circuits. Apparatus and method for address bus power control. Apparatus and method for data bus power control. Apparatus and method for data bus power control. Adjusting voltage supplied to a processor in response to clock frequency. Distribution of operations to remote computers. System and method for task arbitration in multi-threaded simulations. Fast simulation system and method softransistors. Discrete event simulation system and method for providing defect printability analysis of photolithographic masks with jol System and method for modelling digital systems having queue-like operating characteristics Causality based event driven timing analysis engine	20040812 714/741 20040701 713/300 20040701 710/107 200400701 326/30 20040617 716/18 20040617 713/300 20040527 713/322 20040429 718/102 20040401 718/100 20040304 703/14 20040122 716/19 20040122 716/19

US 20030225556 A1 US 20030217343 A1 US 20030212964 A1	Apparatus and method for connecting hardware to a circuit simulation Manufacturing method and apparatus to avoid prototype-hold in ASIC/SOC manufacturing Apparatus for optimized constraint characterization with degradation options and associated m	20031204 703/14 20031120 716/4 20031113 716/1
	System and method for organizing, compressing and structuring data for data mining readines:	20031106 707/6
US 20030204389 A1	Method for numerically simulating an electrical circuit Devices, exetems and methods for mode driven stone	20031030 703/19
	Processor condition sensing circuits, systems and methods	20031016 714/34
US 20030188302 A1	Method and apparatus for detecting and decomposing component loops in a logic design	20031002 717/160
US 20030188299 A1	Method and apparatus for simulation system compiler	20031002 717/141
20030187853	Distributed data storage system and method	20031002 707/10
20030149954	Methods and apparatuses for designing integrated circuits	20030807 716/18
20030144828	Hub array system and method	20030731 703/21
US 20030130833 A1	Reconfigurable, virtual processing system, cluster, network and method Virtual networking elected and method in a processing system	20030710 703/23
20030126454	Authenticated code method and apparatus	20030703 713/193
US 20030126453 A1	Processor supporting execution of an authenticated code instruction	20030703 713/193
US 20030126442 A1	Authenticated code module	20030703 713/170
US 20030126416 A1	Suspending execution of a thread in a multi-threaded processor	20030703 712/235
20030126379	Instruction sequences for suspending execution of a thread until a specified memory access oc	20030703 711/150
20030126375	Coherency techniques for suspending execution of a thread until a specified memory access or	20030703 711/145
20030126186	Method and apparatus for suspending execution of a thread until a specified memory access o	20030703 718/107
20030126059	Intelectual property (IP) brokering system and method	20030703 705/36
20030125913	Linear time invariant system simulation with iterative model	20030703 703/2
20030125907	Monitor, system and method for monitoring performance of a scheduler	20030703 702/186
20030115569	Method and system for optical proximity correction	
20030101040	Hardware simulation using a test scenario manager	20030529 703/17
20030093569	Synchronization of distributed simulation nodes by keeping timestep schedulers in lockstep	20030515 709/248
	Distributed simulation system having phases of a timestep	20030515 703/14
	Verification simulator agnosticity	20030515 703/14
20030093254	Distributed simulation system which is agnostic to internal node configuration	20030515 703/13
	Grammar for message passing in a distributed simulation environment	20030515 703/13
20030079195	Methods and apparatuses for designing integrated circuits	
20030079093	Server system operation control method	
US 20030061580 A1	Simulation method and compiler for hardware/software programming	20030327 716/4
20030037305	Method and apparatus for evaluating logic states of design nodes for cycle-based simulation	
US 20030036894 A1	Method and apparatus for amortizing critical path computations System and mathod for organizing compressing and etriodyming data for data mining readings.	20030220 703/19
	System and method for organizing, compressing and subcuring data to data mining readines: Methods and apparatuses for designing integrated circuits	20020109 707100
US 20020183054 A1	Mobile system testing architecture	20021205 455/423
US 20020156613 A1	Service clusters and method in a processing system with failover capability	20021024 703/23
US 20020156612 A1	Address resolution protocol system and method in a virtual network	20021024 703/23
	Inter-chip communication system	20021017 703/17
US 20020147875 A1	Response and data phases in a highly pipelined bus architecture	20021010 710/305

ed m 20021003 716/2 20021003 714/37 20021003 714/37 20021003 703/19 20020926 715/738 20020905 714/726 20020905 714/726 20020000 370/241 20020000 370/241 20020000 370/241 20020000 370/20 20020000 370/20 20020000 370/20 2002000 370/20 2001101 710/305 20050710 710/305 20050712 710/305 20050712 710/305 20050712 710/305 20050712 710/305 20050712 710/305 20050712 710/305 20050712 710/305 20050712 710/305 20050712 710/305 20050712 710/305 20050712 710/305 20050711 326/30	
Apparatus for optimized constraint characterization with degradation options and associated m Microprocessor design support for computer system and platform validation. Apparatus and methods for constraint characterization with degradation options. Remote performance management to accelerate distributed processes.  Testing apparatus and testing method for an integrated circuit, and integrated circuit. Anothod of simulating operation of logical unit, and computer-readable recording medium retain system and method for connecting a logic circuit simulation to a network. Programmable controller.  System and method for performing automatic rejuvenation at the optimal time based on work I Method and apparatus for test generation during circuit design.  Digital and analog mixed signal simulation using PLI API Digital and analog mixed signal simulation using PLI API Digital and analog mixed signal simulation using PLI API Digital and analog mixed signal simulation using programs in a distributed environment Software rental systems and methods for characterizing electronic circuits having multiple power supplies Software rental systems and methods for mode driven stops.  Method and apparatus for debugging programs in a distributed environment Software in a highly pipelined bus architecture.  Enhanced highly pipelined bus architecture.  TIME-DOMAIN CIRCUIT MODELLERA  Apparatus and method of memory access control for bus masters.  Detecting events within simulation models  Integrated circuit configuration  Facilitating guidance provision for an architectural exploration based design creation process Automatic phase lock loop design using geometric programming  Enhanced highly pipelined bus architecture  Replay instruction morphing  Snoop phase in a highly pipelined bus architecture  Sporthonization of hardware simulation processes  Apparatus and method of bus signal termination compensation during detected quiet cycle  Apparatus and method of bus signal termination compensation during detected quiet cycle	Method, system and program product for utilizing a configuration database to configure a hard System and program product for utilizing a configuration database to configure a hard System and method for performing automatic rejuvenation at the optimal time based on work I Optimal load-based wireless session context transfer.  Memory mapping system and method System and method for simulation of an integrated circuit design using a hierarchical input netli Response and data phases in a highly pipelined bus architecture Emulation system with multiple asynchronous clocks  Method and apparatus for generation of pipeline hazard test sequences  Multi-board connection system for use in electronic design automation  Method and apparatus for pipeline hazard detection  Integrated circuit with emulation register in JTAG JAP
US 20020144214 A1 US 20020144183 A1 US 20020143516 A1 US 20020135611 A1 US 20020124217 A1 US 20020124217 A1 US 20020124217 A1 US 2002009455 A1 US 20020087913 B2 US 20010037424 A1 US 20010037424 A1 US 20010037424 A1 US 20010037424 B2 US 6917909 B1 US 6917909 B1 US 6917909 B1 US 6909330 B2 US 6880069 B1 US 6880069 B1 US 6880069 B1	6826732 6820215 6816732 6810442 6804735 67785873 6772370 6769122 6760866 6754763

20031223 20031118 20031118 20030812 n 20030624 20030617		
Methods and apparatuses for designing integrated circuits  Dynamic evaluation logic system and method  Architecture for simulation testbench control  Simulation method and compiler for hardware/software programming  Apparatus for optimized constraint characterization with degradation options and associated m  Computer-system-on-a-chip with test-mode addressing of normally off-bus input/output ports  Interface for interfacing simulation tests written in a high-level programming language to a simu	Method and an apparatus for EbN14 estimation for forward power control in spread spectrum or IC with selectively applied functional and test clocks Client-server simulator, such as an electrical circuit simulator provided by a web server over the Method and apparatus for test generation during circuit design Emulation devices, systems and methods utilizing state machines Method and apparatuses for designing integrated circuit.  Method and apparatuses for designing integrated circuit METHOD AND SYSTEM FOR CREATING, DERIVING AND VALIDATING STRUCTURAL DE: Multithreaded, mixed hardware description languages logic simulation on engineering workstati Efficient system for multi-level shape interactions Method and apparatuses for designing integrated circuits Array board intercomect system and method Microprocessor having addressable communication port Converification system and method Microprocessor having addressable communication port Converification system and method Data hierarchity layout correction and verification method and apparatus for test generation during circuit design Synchronization mechanism for distributed hardware simulation Timing-insensitive glitch-free logic system and method Electronic design creation through architectural exploration Time-domain circuit modeller Generating candidate architectures for an architectural exploration based electronic design creation and asystem and a method of operating the same Simulator architecture for device adapter Protoxping system and a method of operating the same Simulator architecture for creating, validating, and scaling structural description of electronic devic integrated circuit stat coverage evaluation and adjustment mechanism and method Profile directed simulation used to target time-critical crossproducts during random vector testign Method and system of test generation during circuit design Search engine for remote access to database management systems Logic simulation system and method on the database management systems	Simulation server system and method Optimum buffer placement for noise avoidance
US 6668364 B2 US 6651225 B1 US 6651038 B1 US 6606734 B2 US 6584598 B2 US 6581019 B1 US 6549881 B1		6134516

19950523 361/25 19950221 708/446 19941206 345/501 19940712 703/23 19940628 370/401 19921098 714/6	703/13 702/121 360/77.03 714/33 716/20 716/20 716/20 716/20 703/18	EE	24 48
19950523 19950221 19941206 19940628 19920908	19910917 703/1 19910730 702/1 19900904 360/7 19900626 714/3 19880510 714/3 19870630 716/2 19760601 714/7 19740813 703/1 19740813 703/1 19740430 703/3 19740430 703/3	20020927 20001102 19931022 19850210 19870818 19850906 19850906 19960301 19770901 20041019	20031120 20020905 20011227 19991012 19970114 19941102
			System e.g. network simulating method, involves simulating model of system, where processin Logical unit operation stimulation method e.g. for integrated circuits, involves performing alloca Multi-distributed programs debug method for heterogeneous hardware processors, involves co Computer program optimizing method using input data in compiler, interpreter of computer Testing integrated circuit design - using two instruction threads corresp. to two simulators, and Integrated circuit composition determination procedure - using parallel architecture machine to Urban electric network simulator - has voltage quality monitor and line loading monitor, used to
US 5418677 A US 5392429 A US 5371851 A US 5329471 A US 5325361 A US 5146460 A US 5072378 A	US 5050069 A US 5036479 A US 4954905 A US 4878179 A US 4677587 A US 3961250 A US 3829667 A US 3829667 A US 3829667 A US 382967 A	JP 2002279011 A JP 2000305961 A JP 05274387 A JP 04040565 A JP 01305444 A JP 62188981 A JP 60173484 A JP 57050132 A NNY603111 NNY7091585 US 6807520 B	WO 2003096235 A US 20020124085 A US 20010056341 A US 596537 A US 5594741 A EP 622744 A